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Two-dimensional (2D) crystals, including graphene, hexagonal boron nitride and transition metal dichalcogenides (TMD), have outstanding properties for developing the next generation of electronic devices [1] [2] [3] [4] [5] [6] [7] . Their extreme thinness, down to a single layer, allows almost perfect electrostatic control of the transistor channel, making them robust to short channel effects and ideal for low power applications 8 . In addition, these materials offer excellent mechanical flexibility, optical transparency, and favorable transport properties for realizing electronic, sensing, and optical systems on arbitrary surfaces [9] [10] [11] [12] . These thin, lightweight, bendable, highly rugged and low-power devices could bring dramatic changes to information processing, communications and human-electronic interaction. One of the main challenges that still needs to be overcome for these applications is the fabrication of air-stable transistors with industry-compatible complementary metal oxide semiconductor (CMOS) technology 13, 14 . CMOS logic has high noise immunity, well-established circuit designs, low static power consumption and high density of integration. 15 CMOS is made from complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs), with matched threshold voltage and current level. CMOS logic circuits on two-dimensional (2D) materials have first been demonstrated on structures with two different layered materials, where one material is used for the n-type MOSFET (nMOS) device and a different material system is used for the p-type MOSFET (pMOS) 16, 17 . Logic inverters have been fabricated with this heterogeneous combination, however these logic gates showed small gain (less than 2) and unmatched input output voltage, leading to zero noise margin 16, 17 . To achieve a single-2D-material CMOS technology, WSe 2 is arguably a more promising semiconductor than the more explored MoS 2 because of the more balanced conduction and valence band edges to different work functions metals and symmetric electron and hole effective mass. An integrated WSe 2 CMOS technology has been demonstrated using gas-phase doping 13 . The device shows however short lifetime in air, and the absence of rail-to-rail performance indicates significant static leakage current between the supply line and ground, which leads to large power consumption. More recently, an electrostatically-doped WSe 2 CMOS technology has been reported, however extra terminals and multiple voltage bias supplies are needed, which significantly increases the circuit complexity 14 . Hence, to the best of our knowledge, there is still no report of an integrated 2D CMOS technology that is stable and offers high-enough noise margin for actual applications. shown in Figure 2b . The hole current of the device increases, the electron current decreases and the threshold voltage also decreases as the F 4 TCNQ concentration increases. With 10% F 4 TCNQ in PMMA, the hole current increases by more than 1000x while the electron current decrease more than 6 orders of magnitude than that of devices before doping.
The long-term stability of the new F 4 TCNQ-PMMA localized doping was also studied and compared with other p-doping methods, as shown in figure 2c. After 2 weeks exposure to air, the on-state hole current does not change while the current increases slightly in the subthreshold region. After optimizing the substrate, metal contacts and dopants, we achieve simultaneously high performance nMOS and pMOS FETs, whose transport performance are shown in and edge-on configurations, respectively. This is observed mainly at the first Se-layer closer to the F 4 TCNQ molecules (Figure 5e,g ). The charge density differences for face-on (Figure 5f ) and edge-on (Figure 5h ) interfaces point to a higher charge depletion at the WSe 2 layer between the F 4 TCNQ molecules and at the N atoms, where the molecules stand up. These results strongly suggest that F 4 TCNQ on top of WSe 2 can be used as an effective p-type dopant in WSe 2 .
In conclusion, we report a high-performance CMOS technology in WSe 2 . We systematically study the effect of metal contact, the substrate and the acceptor doping to the performance of WSe 2 devices. High on-off ratio, high current density, and excellent current saturation are achieved in both nMOS and pMOS transistors. By fabricating CMOS inverters, we show that this technology presents excellent voltage transfer characteristic, full logic swing and high noise margin, which is stable in the air. More importantly, the inverter shows large voltage gain (~38), total noise margin larger than 90% of operating voltage, small static power (Pico-Watts). We expect, the air-stable, noise-robust, high-gain and low power CMOS technology presented in this paper can be easily applied to larger circuits in the near future, thanks to the fast progress in large scale CVD WSe 2 growth 26 . This work therefore paves the way for ultra-low power system in 2D materials.
Methods

ALD:
The low-temperature ALD deposition of Al 2 O 3 was performed on a commercial Savannah ALD system from Cambridge NanoTech at 250 C using alternating cycles of H 2 O and trimethylaluminum (TMA) as the precursors.
Dry Transfer: The WSe 2 micromechanically exfoliated from commercially available bulk natural crystal (Nanosurf) on a previously prepared transfer slide using cleanroom grade low-tack tapes 27 . AFM: Atomic force microscopy (AFM) for identifying the thin film thickness was performed on a Veeco Dimension TM 3100 system. nMOS passivation: PMMA on top of nMOS region is exposed by electron beam lithography, followed by development. And then Al metal is deposited and exposed to air for oxidization for three times to get the desired thickness, with 1.5nm thick Al each time. Then the sample is heated on hotplate in air for several hours at 100 degree Centigrade for full oxidization. NO 2 gas and F 4 TCNQ/IPA doping: For NO 2 gas doping, the sample is exposed to NO 2 gas for several minutes for WSe 2 to absorb NO 2 gas on its surface. For Device and circuit characterization: Device characterization was performed using an Agilent 4155C semiconductor parameter analyzer and a Lakeshore cryogenic probe station with micromanipulation probes. All measurements were done in vacuum (3 × 10 −6 Torr) at room temperature.
First-principles calculations:
Calculations are based on ab initio density-functionaltheory using the SIESTA code 28 . The generalized gradient approximation 29 and nonlocal van der Waals density functional 30 
